



### TABLE OF CONTENTS

Ι.	Overview of the Connector	3
II.	Routing Strategies	.4
	Connector Hole Patterns	4
	Compliant Pin Via Construction	
	Transmission Line Configuration	.7
	Anti-pad Size – Daughtercard	.7
	Anti-pad Size – Midplane	8
	Differential Trace to Signal Pad Attachment	.12
III.	Crosstalk	.10
IV.	Backdrilling	.16


REVISION:	ECR/ECN INFORMATION:		T zX2 ORTHOGON	IAL	SHEET No.
4	<u>EC No:</u> DATE: <b>2017 / 07 / 06</b>	MIDPLANE	<b>2</b> of <b>16</b>		
DOCUMENT NUMBER:		CREATED / REVISED BY:	CHECKED BY:	APPROV	/ED BY:
AS-172700-0001		Robin Tsai	in Tsai Vivek Shah Liz Hardin		ardin
TEMPLATE FILENAME: APPLICATION_SPEC[SIZE_A](V.1).DOC					



### OVERVIEW OF THE CONNECTOR

The Impact zX2 Orthogonal midplane connector system provides data rates up to 28 Gbps and superior signal density. The Impact zX2 System's broad-edge-coupled technology enables low cross-talk and high signal bandwidth while minimizing channel performance variation across every differential pair within the system.

The Impact zX2 Orthogonal connector system is designed for orthogonal midplane architectures to meet the growing demands of next-generation telecommunication and data networking equipment manufacturers.



Reference for 4pair ZX2 Orthogonal connector


REVISION:	ECR/ECN INFORMATION:		ZX2 ORTHOGON		SHEET No.
Л	EC No:		<b>3</b> of <b>16</b>		
4	<u>DATE:</u> 2017 / 07 / 06		<b>3</b> 01 <b>10</b>		
DOCUMENT NUMBER:		CREATED / REVISED BY: CHECKED BY: APPRO		/ED BY:	
AS-172700-0001		Robin Tsai Vivek Shah Liz H		Liz Ha	ardin
TEMPLATE FILENAME: APPLICATION. SPECISIZE AVV					



#### II. ROUTING STRATEGIES


#### A) Connector Hole Patterns

The Impact zX2 Orthogonal Daughtercard connector is a compliant pin attaches using 0.36mm diameter plated-thru-holes. Unlike standard Impact, the PCB hole patterns for Impact zX2 Orthogonal daughtercard and Orthogonal midplane are different. Figure 1 illustrates the daughter card connector hole pattern. Figure 2 illustrates the midplane connector hole pattern.





### **CONNECTOR ROUTING GUIDE**




**Figure 2** zX2 Orthogonal Midplane Connector Hole Pattern

The recommended pad stack for the two hole sizes are contained in Table A. All non-functional pads are to be removed for high speed applications.

	FEATURE	0.36mm PTH NOMINAL DIA (Daughter Card	A NOMINA	AL DIA				
-	Finished hole	0.36mm (14.2 m	· · · · ·					
-	Drill	0.45mm (17.7 m	, ,	,				
-	Interior Pad	0.70mm (27.6 m	/	//				
-	Top Layer Pad	0.70mm (27.6 n	,	<u>, , , , , , , , , , , , , , , , , , , </u>				
-	Bottom Layer Pad (MP	) 0.70mm (27.6 m	nil) 0.80mm (3	31.5 mil)				
-	Bottom Layer Pad (DC	0.70mm (27.6 m	nil) 0.71mm	(28 mil)				
	Anti-pad	See Figures 3,	4 See Figu	res 3, 4				
	Table A           Pad Stack Dimensions							
<u>REVISION:</u>	ECR/ECN INFORMATION:           EC No:           DATE:         2017 / 07 / 06		T zX2 ORTHOGON SYSTEM ROUTING					
DOCUMEN	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	APPROVED BY:				
AS-172700-0001		Robin Tsai	Robin Tsai Vivek Shah Liz					
	TEMPLATE FILENAME: APPLICATION_SPEC[SIZE_A](V.1).DOC							





Notes:

- 1. The finished pcb hole size is the critical feature for proper performance of the compliant pin terminal. The reference drill sizes listed are recommended based on Molex's qualification to achieve the finished pcb hole size. It is important to maintain a reasonable Cpk to this feature.
- 2. Depending upon the specific manufacturer's plating process, a different drill size can be used to achieve the required finished pcb hole size.
- 3. The typical drill hole tolerance is +/-0.013mm.

REVISION:	ECR/ECN INFORMATION:				SHEET No.
4	EC NO: EC NO: MIDPLANE SYSTEM ROUTING GUIDE			6 of 16	
	DATE: 2017 / 07 / 06				
DOCUMENT	<u>NUMBER:</u>	CREATED / REVISED BY:         CHECKED BY:         APPRO		/ED BY:	
AS-172700-0001		Robin Tsai Vivek Shah Liz Hardin		ardin	
TEMPLATE FILENAME: APPLICATION_SPEC[SIZE_A](V.1).DOC					



#### B) Transmission Line Configuration


Coupled differential strip lines are the recommended transmission lines for high speed applications. For a specific system differential impedance (i.e., 100 or 85 ohms), different trace width and spacing can be accommodated for any preferred pcb stack up configuration. Designers often consider particular common mode impedance based on factors such as skew, fabrication consistency, and density. Any particular choice of trace width and spacing ultimately affects the routing configuration within the routing channel. In high speed applications, the routing channel is a defined channel between the connector column pins.

#### C) Anti-pad Size - Daughtercard

For most high-speed applications, one needs to maximize the anti-pad width (between columns) and length (between rows). The width of the anti-pad is affected by the following:

- 1) Trace width and spacing
- 2) Pair to pair spacing
- 3) Top and bottom ground strips to trace edge spacing


The length of the anti-pad is limited by the distance and the construction of ground pin vias. The anti-pads shown in Figure 3 are based on a 7 mil trace width and spacing and a 4 mil registration buffer (top and bottom ground strips edge to trace outer edge).





#### D) Anti-pad Size - Midplane


For most high-speed orthogonal applications, one needs to maximize the anti-pad size. Figure 4 illustrates the recommended anti-pad size for the Impact zX2 Ortho midplane.





#### E) Differential Trace to Signal Pad Attachment

There are several ways to connect the differential traces to their corresponding signal pads. Two possible methods are illustrated in Figures 5 and 6.





### III. CROSSTALK

Crosstalk mitigation is a critical element of high speed system design. There are some simple considerations to reduce crosstalk in many systems. These include the following:

- Separate transmit and receive transmission lines. If transmit and receive transmission lines need to be placed on the same layer, separate them with extra space. It is recommended to place them on separate routing layers.
- 2. Separate transmit and receive vias. Group the TX and RX differential vias in blocks in rows or columns and, if possible, separate them with slow or DC signal lines.

	1	2	3	4	5	6	7	8
Α	G	ΤX	G	ΤX	G	RX	G	RX
В	ΤX	ΤX	ΤX	ΤX	RX	RX	RX	RX
С	ΤX	G	ΤX	G	RX	G	RX	G
D	G	ΤX	G	ΤX	G	RX	G	RX
Ε	ΤX	ΤX	ΤX	ΤX	RX	RX	RX	RX
F	ΤX	G	ΤX	G	RX	G	RX	G
G	G	ΤX	G	ΤX	G	RX	G	RX
Η	ΤX	ΤX	ΤX	ΤX	RX	RX	RX	RX
J	ΤX	G	ΤX	G	RX	G	RX	G
Κ	G	ΤX	G	ΤX	G	RX	G	RX
L	ΤX	ΤX	ΤX	ΤX	RX	RX	RX	RX
Μ	ΤX	G	ΤX	G	RX	G	RX	G

Tables C and D show two examples of TX and RX grouping.

 Table C

 TX RX Grouping by Columns

REVISION:	ECR/ECN INFORMATION:		ZX2 ORTHOGON		SHEET No.
4	EC No:		<b>10</b> of <b>16</b>		
-	<u>DATE:</u> 2017 / 07 / 06				
DOCUMEN <sup>-</sup>	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	<u>APPRO</u>	/ED BY:
AS-172700-0001		Robin Tsai	Vivek Shah	Liz Ha	ardin
TEMPLATE FILENAME: APPLICATION_SPEC[SIZE_A](V.1).DOC					



	1	2	3	4	5	6	7	8
Α	G	ΤX	G	ΤX	G	ΤX	G	ΤX
В	ΤX							
С	ΤX	G	ΤX	G	ΤX	G	ΤX	G
D	G	ΤX	G	ΤX	G	ΤX	G	ΤX
Ε	ΤX							
F	ΤX	G	ΤX	G	ΤX	G	ΤX	G
G	G	RX	G	RX	G	RX	G	RX
Η	RX							
J	RX	G	RX	G	RX	G	RX	G
Κ	G	RX	G	RX	G	RX	G	RX
L	RX							
Μ	RX	G	RX	G	RX	G	RX	G


 Table D


 TX RX Grouping by Rows (separated by defined grounds)

For orthogonal midplane architectures, it is especially important to optimize the midplane board, as it is a critical element of the system design. For this reason, it is recommended to use ground pinning vias to improve the crosstalk performance of the board. Figure 7 details the recommended pinning via arrangement for Impact zX2. Typically, the size of the pinning vias is the same as the size of the connector vias. Please note that the perimeter of the standard anti-pad (shown in Figure 4) is modified to accommodate the pads required by the ground pinning vias.

While the addition of pinning vias and air holes can add complexity to the midplane pattern (see Figure 8), the channel noise reduction and impedance improvement is significant.

REVISION:	ECR/ECN INFORMATION:				SHEET No.		
4	EC No:		IMPACT zX2 ORTHOGONAL MIDPLANE SYSTEM ROUTING GUIDE				
-	<u>DATE:</u> 2017 / 07 / 06						
DOCUMENT NUMBER:		CREATED / REVISED BY:	CHECKED BY:	APPRO\	/ED BY:		
AS-172700-0001		Robin Tsai	Vivek Shah	Liz Ha	ardin		
TEMPLATE FILENAME: APPLICATION SPECISIZE AI(V.1).DOC							





#### Figure 8


1.36 (0.0535")


- 0.85 (0.0335")

- 0.56 (0.022")

Optional Air Holes for Optimized Impedance Performance (Air Hole Dimensions)

REVISION:	ECR/ECN INFORMATION:		ZX2 ORTHOGON		SHEET No.
4	<u>EC No:</u> DATE: <b>2017 / 07 / 06</b>		13 of 16		
DOCUMEN		CREATED / REVISED BY:	CHECKED BY:	APPROV	/ED BY:
AS-172700-0001		Robin Tsai	Robin Tsai Vivek Shah Liz Hardin		
TEMPLATE FILENAME: APPLICATION_SPEC[SIZE_A](V.1).DOC					








### IV. BACKDRILLING

For high speed signals, it may be necessary to remove excess via stub below the pcb signal layer. This is accomplished by backdrilling the plated via with a larger diameter drill to remove the undesirable excess via, The Impact zX2 compliant pin design allows for backdrilling to within 1mm of the top surface of the pcb. For orthogonal midplane applications, backdrilling is only possible on the daughter cards, as the midplane vias are shared.



<u>REVISION:</u>	ECR/ECN INFORMATION: EC No: DATE: 2017 / 07 / 06	-	T zX2 ORTHOGON SYSTEM ROUTING		<u>SHEET No.</u> 16 of 16
DOCUMENT NUMBER:		CREATED / REVISED BY:	CHECKED BY:	<u>APPROV</u>	/ED BY:
AS-172700-0001		Robin Tsai	Vivek Shah Liz Hardir		ardin
			TEMPLATE EILENAME	· APPLICATION SPEC	ISIZE AI(V 1) DOC